Answer from cs61c-eg (Ramanarayan Vasudevan 15938560) for Question 2
Because register $t0 holds memory that was loaded in the previous instruction. Thus we cannot jump ahead in the pipelining procedure since add depends on the value of $t0. We could force software to use delayed loads.