Answer from cs61c-an (Ben Weil 16919970) for Question 3
Each section of the pipeline must use hardware that is independent of each other section of the pipeline, so this would prevent us from accessing memory for sw/lw and continuing with the next instruction at the same time.