Answer from cs61c-at (soemoe aung 16076861) for Question 3
If you only have 1 memory module, you can't read and write to memory at the same time so if two instructions in the pipeline need to access memory during the same clock cycle, that would create a structural hazard.