Answer from cs61c-av (Kenneth Wong 16192104) for Question 3
Since pipelining uses a delay where it is stored in a slot, by reducing the transistor count, this branch delay will no longer work.  The idea for pipelining is that it increases the number of simultaneously executing instructions , but it still takes the same amount of time for an individual instruction.  So the data memory is essential for the pipelining scheme.