Answer from cs61c-aw (wing hin kao 16500429) for Question 3
If we had a single memory instead of two memories. If the pipeline had a fouth instruction, we would see that in the same clock cycle that the first instruction is accessing data from memeory while the fourth instruction is fetching an instrcution from that same memory. That coulg lead a structure hazard.