Answer from cs61c-ax (Amanda Alfonso 15906918) for Question 3
This will break our pipelining scheme because it would create a structural hazard.  For example, having only one memory could mean that in the same clock cycle that one instruction is accessing data, another instruction could be fetching an instruction from that same memory.