Answer from cs61c-ce (aretha samuel 15797004) for Question 3
yes this will break our pipelining scheme because the other pipelining registers are writing to memory all at around the same time, therefore, the data you want stored might be wrong