Answer from cs61c-ck (Allen Lee 16583554) for Question 3
Using one memory module for two purposes is a structural hazard.  Instruction fetching is the first stage and writing to memory is the fourth stage, so any pipeline with 4 or more stages will fail because we'd try to read and write to the same memory module on the same cycle, which could cause major problems.