Answer from cs61c-cm (Christopher Marcellino 15775059) for Question 3
The instruction fetch portion of one instruction would block the memory access portion of another instruction in the pipeline.