Answer from cs61c-cq (Shijie Li 15959617) for Question 3
Pipelined control strives for 1 clock cycle per instruction. having only 1 memory module will cause that there is not enough delays for instructions. So, this will break our pipelining scheme.