Answer from cs61c-eq (Nicholas Hwang 16732453) for Question 3
Because instruction fetching and read/writing will overlap if we have more instructions than steps in our pipeline.