Suppose we want to cut down on the transistor count
of our processor by having only 1 memory module
(as opposed to both an instructiona and a data 
memory). Why will this break our pipelining scheme?