Answer from cs61c-an (Ben Weil 16819970) for Question 1
We would encounter difficulties when encountering lw because we would have no way of stalling the processor.  We would also have to include muxes and forward in every possible situation rather than just forwarded from the pipeline registers.