Answer from cs61c-eq (Nicholas Hwang 16732453) for Question 1
The control signals would be sent at improper times. As new instructions enter the ID stage, different control signals would be sent and the old ones would be overwritten. writeEnable might no longer be asserted and a desired memory write might not occur.