Answer from cs61c-cm (Christopher Marcellino 15775059) for Question 3
It inserts a noop to the ex stage, turns off the nextPC update and turns off InstReg update, so the same instruction is refetech and redecoded.

As long as you turn on the nextPC and InstReg logic the next clock cycle, the pipleine will continue functioning as usual.