Answer from cs61c-cx (David Tylman 15402182) for Question 1
The EPC holds the address of the evil instruction.
The Cause Register records what caused the exception ie 0 = undefined instruction, 1 = overflow etc. 
Mips access them through lwc0, mfc0, mtc0 and swc0.