Answer from cs61c-ch (hani aldhafari 14962689) for Question 2
interrupts or exceptions in pipelined  computers taht are not associated withthe exact instruction that was the cause of the interrupt or exception.