Answer from cs61c-eb (Dae-Yeon Kim 16568138) for Question 2
exceptions in pipelined computers that are associated with the exact instruction that was the cause of the interrupt or exception.