Answer from cs61c-em (JinHyung Park 17762465) for Question 2
The difficulty of always associating the correct exception with the correct instruction in pipelined computers has led some computer designers to relax this requirement in noncritical cases. Such machines are said to have imprecise interrupts or imprecise exceptions.