Answer from cs61c-et (Bryant Chae 14937777) for Question 2
they are interrupts or exceptions in pipelined computers that are not associated with the exact instruction that was the cause of  the interrupt or exception.