Answer from cs61c-ao (Roger Tseng 16507336) for Question 1
although the TLB is much smaller than the L1 caches, the miss rates are much lower than L1 cache miss rates because the TLB maps to the physical memory.