Answer from cs61c-av (Kenneth Wong 16192104) for Question 1
TLB miss rates are lower than L1 cache miss rates because TLB entries are restricted by clock cycle time, so a larger size maps more memory, and thus reduces TLB miss rate.