Answer from cs61c-fx (maryam nili 13888544) for Question 1
because TLB is fully associative,but cache is direct-mapped,Furhermore if a TLB miss,the cache wouldn't be accessed but if a TLB hit, a cache hit occurs only after TLB occurs.