TLB miss rates are typically far lower than
L1 cache miss rates. How can this be, considering
that TLB sizes are typically much, much smaller
than L1 caches?